

CLAIMS

What is claimed is:

1 1. A computer system, comprising:
2 a CPU;
3 a memory controller coupled to said CPU;
4 a system memory coupled to said memory controller, with said memory controller
5 controlling and formatting transactions to the system memory;

6 wherein said memory controller runs calibration cycles to said system memory to re-
7 calibrate said system memory, and wherein said memory controller is capable of varying the
8 frequency of said calibration cycles based on at least one parameter that may affect the operation of
9 the system memory.

10 2. The system of claim 1, further comprising an environmental sensor that couples to said
11 memory controller to provide a signal to said memory controller representing at least one
12 environmental parameter, and wherein said memory controller is capable of changing the
13 frequency of the calibration cycles in response to the signal from said environmental sensor.

14 3. The system of claim 2, wherein the calibration cycles comprise a temperature calibration
15 cycle.

16 4. The system of claim 2, wherein the calibration cycles comprise a current calibration cycle.

1 5. The system of claim 2, wherein said environmental sensor comprises at least one
2 temperature sensor.

1 6. The system of claim 5, wherein the system memory comprises a plurality of RDRAM
2 devices, and wherein said temperature sensor is located adjacent said RDRAM devices.

1 7. The system of claim 6, further comprising a second environmental sensor located adjacent
2 said RDRAM devices to measure a second environmental parameter.

1 8. The system of claim 7, wherein the second environmental sensor measures humidity in the
2 vicinity of the RDRAM devices, and provides a signal indicating humidity in the vicinity of the
3 RDRAM devices to said memory controller, and wherein said memory controller is capable of
4 changing the frequency of said calibration cycles in response to a change in humidity.

1 9. The system of claim 1, wherein the system memory comprises a plurality of RDRAM
2 devices, and wherein said temperature sensor is located adjacent said RDRAM devices.

1 10. The system of claim 9, wherein said at least one parameter includes the remaining life of
2 said RDRAM devices.

1 11. The system of claim 5, wherein the system memory comprises a plurality of RDRAM
2 devices arranged in multiple channels, and wherein at least one temperature sensor is associated
3 with each channel.

1 12. The system of claim 11, further comprising a second environmental sensor associated with
2 each channel to measure a second environmental parameter in the vicinity of each channel.

1 13. The system of claim 1, wherein said at least one parameter includes the error profile of said
2 system memory.

1 14. The system of claim 13, wherein said system memory comprises a plurality of RDRAM
2 memory devices, and said error profile indicates the number of memory errors that have occurred
3 in said RDRAM memory devices.

1 15. The system of claim 13, wherein said system memory includes a plurality of RDRAM
2 memory devices arranged in multiple channels, and said error profile indicates the number of
3 memory errors that have occurred in a particular channel.

1 16. The system of claim 1, wherein said system memory includes one or more RDRAM
2 devices, and said at least one parameter includes the temperature in the vicinity of the RDRAM
3 devices.

1 17. The system of claim 1, wherein said system memory includes a plurality of high-speed
2 DRAM memory devices arranged in channels, with an environmental sensor associated with each
3 channel, and said memory controller includes control logic that modifies the frequency of said

4 calibration cycles in a channel in response to the environmental parameter detected by said
5 environmental sensor associated with that channel.

1 18. The system of claim 17, wherein said environmental sensor comprises a temperature
2 sensor.

1 19. The system of claim 17, wherein the environmental sensor comprises a humidity sensor.

1 20. The system of claim 1, wherein said system memory includes a plurality of high-speed
2 DRAM memory devices, and said memory controller monitors the expected life of the DRAM
3 memory devices, the number of memory errors occurring in the DRAM memory devices, and the
4 temperature in the vicinity of the DRAM devices, in determining whether to change the frequency
5 of the calibration cycles.

1 21. The system of claim 20, wherein the memory controller also monitors another
2 environmental condition in the vicinity of the DRAM devices in determining whether to change
3 the frequency of the calibration cycles.

1 22. The system of claim 21, wherein the environmental condition comprises humidity.

1 23. The system of claim 20, wherein the environmental condition comprises a light parameter.

1 24. A computer system, comprising:

2 a CPU;
3 a system memory comprising a plurality of high-speed DRAM memory devices coupled to
4 said CPU;
5 a memory controller coupling said system memory to said CPU, said memory controller
6 controlling and formatting transactions to the DRAM memory devices, and wherein said memory
7 controller monitors an operating condition that may affect the operation of said DRAM memory
8 devices; and
9 wherein said memory controller periodically runs calibration cycles to said DRAM
10 memory devices, and wherein said memory controller modifies the frequency of at least one of
11 said calibration cycles in response to a change in the operating condition.

12 25. The system of claim 24, wherein said high-speed DRAM memory devices comprise Direct
13 RDRAM memory devices.

14 26. The system of claim 24, wherein the calibration cycles comprise a temperature calibration
15 cycle.

16 27. The system of claim 24, wherein the calibration cycles comprise a current calibration cycle.

17 28. The system of claim 24, wherein said memory controller measures the operating condition
18 via signals received from an environmental sensor positioned adjacent said DRAM memory
19 devices.

1 29. The system of claim 28, wherein said environmental sensor includes a plurality of
2 temperature sensors, with a separate temperature associated with each RDRAM device.

1 30. The system of claim 28, wherein said memory controller measures the operating condition
2 via signals received from a second environmental sensor located adjacent said DRAM devices.

1 31. The system of claim 28, wherein the memory controller includes a Rambus interface
2 module and a timer, and wherein said interface module runs calibration cycles periodically as
3 indicated by said timer.

1 32. The system of claim 31, wherein the memory controller further includes control logic that
2 receives signals from a temperature sensor, and in response, changes the value in said timer to vary
3 the frequency of the calibration cycle.

1 33. The system of claim 32, wherein said memory controller further comprises an analog-to-
2 digital converter that converts the signal from said temperature signal to a digital value for
3 processing by said control logic.

1 34. The system of claim 28, wherein the system memory comprises a plurality of RDRAM
2 devices arranged in multiple channels, and wherein at least one temperature sensor is associated
3 with each channel.

1 35. The system of claim 28, wherein said operating condition includes the expected remaining
2 life of each of said DRAM devices.

1 36. The computer system of claim 28, wherein said operating condition includes the number of
2 errors occurring said DRAM memory devices.

1 37. A computer system, comprising:

2 a CPU;
3 a memory controller coupled to said CPU;
4 a video controller coupled to said memory controller;
5 an I/O controller hub coupled to said memory controller, said I/O controller hub connecting
6 to at least one peripheral bus for coupling to a peripheral device;
7 a system memory comprised of multiple DRAM memory device coupled to said memory
8 controller, with said memory controller controlling and formatting transactions to the DRAM
9 memory devices originating from said CPU and other computer system components, including said
10 peripheral device;

11 wherein said memory controller runs calibration cycles to said DRAM memory devices to
12 re-calibrate said memory devices, and wherein said memory controller is capable of varying the
13 frequency of said calibration cycles based on an error profile of said DRAM memory devices.

1 38. A computer system, comprising:

2 a CPU;
3 a memory controller coupled to said CPU;

4 a video controller coupled to said memory controller;
5 an I/O controller hub coupled to said memory controller, said I/O controller hub connecting
6 to at least one peripheral bus for coupling to a peripheral device;
7 a system memory comprised of multiple DRAM memory device coupled to said memory
8 controller, with said memory controller controlling and formatting transactions to the DRAM
9 memory devices originating from said CPU and other computer system components, including said
10 peripheral device;

11 wherein said memory controller runs calibration cycles to said DRAM memory devices to
12 re-calibrate said memory devices, and wherein said memory controller is capable of varying the
13 frequency of said calibration cycles based on the expected remaining life of at least one of said
14 DRAM memory devices.